Finite state machine
From Wikipedia, the free encyclopedia
Categories: Articles needing additional references from July 2007 | Automata | Computational models | Digital electronics | Formal methods
|
Image:Finite state machine example with comments.svg
Fig.1 Example of a Finite State Machine
A finite state machine (FSM) or finite state automaton (plural: automata) or simply a state machine is a model of behavior composed of a finite number of states, transitions between those states, and actions. Concepts and vocabularyA state stores information about the past, i.e. it reflects the input changes from the system start to the present moment. A transition indicates a state change and is described by a condition that would need to be fulfilled to enable the transition. An action is a description of an activity that is to be performed at a given moment. There are several action types:
A FSM can be represented using a state diagram (or state transition diagram) as in figure 1 above. Besides this, several state transition table types are used. The most common representation is shown below: the combination of current state (B) and condition (Y) shows the next state (C). The complete actions information can be added only using footnotes. An FSM definition including the full actions information is possible using state tables (see also VFSM).
In addition to their use in modeling reactive systems presented here, finite state automata are significant in many different areas, including electrical engineering, linguistics, computer science, philosophy, biology, mathematics, and logic. A complete survey of their applications is outside the scope of this article. Finite state machines are a class of automata studied in automata theory and the theory of computation. In computer science, finite state machines are widely used in modeling of application behavior, design of hardware digital systems, software engineering, compilers, network protocols, and the study of computation and languages. ClassificationThere are two different groups: Acceptors/Recognizers and Transducers. Acceptors and recognizersImage:Fsm parsing word nice b.svg
Fig. 2 Acceptor FSM: parsing the word "nice"
Acceptors and recognizers (also sequence detectors) produce a binary output, saying either yes or no to answer whether the input is accepted by the machine or not. All states of the FSM are said to be either accepting or not accepting. At the time when all input is processed, if the current state is an accepting state, the input is accepted; otherwise it is rejected. As a rule the input are symbols (characters); actions are not used. The example in figure 2 shows a finite state machine which accepts the word "nice". In this FSM the only accepting state is number 7. The machine can also be described as defining a language, which would contain every word accepted by the machine but none of the rejected ones; we say then that the language is accepted by the machine. By definition, the languages accepted by FSMs are the regular languages - that is, a language is regular if there is some FSM that accepts it. Start stateThe start state is usually shown drawn with an arrow "pointing at it from nowhere" (Sipser (2006) p.34). Accept stateAn accept state (sometimes referred to as an accepting state) is a state at which the machine has successfully performed its procedure. It is usually represented by a double circle. An example of an accepting state appears on the left in this diagram of a deterministic finite automaton which determines if the binary input contains an even number of 0s. S1 (which is also the start state) indicates the state at which an even number of 0s has been input and is therefore defined as an accepting state. This machine will not give a correct end state if the binary number does not contain any zeros. TransducersTransducers generate output based on a given input and/or a state using actions. They are used for control applications and in the field of computational linguistics. Here two types are distinguished:
In practice mixed models are often used. More details about the differences and usage of Moore and Mealy models, including an executable example, can be found in the external technical note "Moore or Mealy model?" A further distinction is between deterministic (DFA) and non-deterministic (NDFA, GNFA) automata. In deterministic automata, for each state there is exactly one transition for each possible input. In non-deterministic automata, there can be none or more than one transition from a given state for a given possible input. This distinction is relevant in practice, but not in theory, as there exists an algorithm which can transform any NDFA into an equivalent DFA, although this transformation typically significantly increases the complexity of the automaton. The FSM with only one state is called a combinatorial FSM and uses only input actions. This concept is useful in cases where a number of FSM are required to work together, and where it is convenient to consider a purely combinatorial part as a form of FSM to suit the design tools. FSM logicThe next state and output of an FSM is a function of the input and of the current state. The FSM logic is shown in Figure 5. Mathematical modelDepending on the type there are several definitions. An acceptor finite-state machine is a quintuple Failed to parse (Missing texvc executable; please see math/README to configure.): (\Sigma, S, s_0, \delta, F) , where:
is the input alphabet (a finite, non-empty set of symbols).
is a finite, non-empty set of states.
is an initial state, an element of Failed to parse (Missing texvc executable; please see math/README to configure.): S . In a Nondeterministic finite state machine, Failed to parse (Missing texvc executable; please see math/README to configure.): s_0 is a set of initial states.
is the state-transition function: Failed to parse (Missing texvc executable; please see math/README to configure.): \delta: S \times \Sigma \rightarrow S .
is the set of final states, a (possibly empty) subset of Failed to parse (Missing texvc executable; please see math/README to configure.): S . A transducer finite-state machine is a sextuple Failed to parse (Missing texvc executable; please see math/README to configure.): (\Sigma, \Gamma, S, s_0, \delta, \omega) , where:
is the input alphabet (a finite non empty set of symbols).
is the output alphabet (a finite, non-empty set of symbols).
is a finite, non-empty set of states.
is the initial state, an element of Failed to parse (Missing texvc executable; please see math/README to configure.): S . In a Nondeterministic finite state machine, Failed to parse (Missing texvc executable; please see math/README to configure.): s_0 is a set of initial states.
is the state-transition function: Failed to parse (Missing texvc executable; please see math/README to configure.): \delta: S \times \Sigma \rightarrow S .
is the output function. If the output function is a function of a state and input alphabet (Failed to parse (Missing texvc executable; please see math/README to configure.): \omega: S \times \Sigma \rightarrow \Gamma ) that definition corresponds to the Mealy model, and can be modelled as a Mealy machine. If the output function depends only on a state (Failed to parse (Missing texvc executable; please see math/README to configure.): \omega: S \rightarrow \Gamma ) that definition corresponds to the Moore model, and can be modelled as a Moore machine. A finite-state machine with no output function at all is known as a semiautomaton or transition system. OptimizationOptimizing an FSM means finding the machine with the minimum number of states that performs the same function. One possibility is by using an Implication table or the Moore reduction procedure. Another possibility is bottom-up algorithm for Acyclic FSAs. ImplementationHardware applicationsImage:4 bit counter.png
Fig. 6 The circuit diagram for a 4 bit TTL counter, a type of state machine
In a digital circuit, an FSM may be built using a programmable logic device, a programmable logic controller, logic gates and flip flops or relays. More specifically, a hardware implementation requires a register to store state variables, a block of combinational logic which determines the state transition, and a second block of combinational logic that determines the output of an FSM. One of the classic hardware implementations is the Richard's Controller. Software applicationsThe following concepts are commonly used to build software applications with finite state machines: History
Starting in the 1970s, Leslie Lamport, an early leader within the distributed systems research community, used finite state machines as the basis for an algorithm he called state machine replication. In this approach, a deterministic computer program or service is replaced with a set of replicas that use some form of atomic broadcast to perform operations in a manner tolerant of failures. See alsoExternal links
ReferencesGeneral
Finite state machines (automata theory) in theoretical computer science
Abstract state machines in theoretical computer science
Machine learning using finite-state algorithms
Hardware engineering: state minimization and synthesis of sequential circuits
Finite Markov chain processes
Finite Markov-chain processes are also known as subshifts of finite type.
ca:Autòmat finit cs:Konečný automat de:Endlicher Automat es:Autómata finito fi:Äärellinen automaatti fr:Automate fini he:אוטומט סופי hr:Konačni automat it:Automa a stati finiti ja:有限オートマトン lt:Baigtinis automatas mk:Конечен автомат nl:Eindige toestandsautomaat nn:Automatteori pl:Maszyna stanów skończonych pt:Máquina de estado finito ro:Automat finit ru:Конечный автомат sr:Коначан аутомат sv:Ändlig automat th:เครื่องสถานะจำกัด tr:Sonlu Durum Makinası uk:Автомат скінченний | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||


